APR 0 4 2007

Application No.: 10/640,349

Docket No.: JCLA11051

In the Drawings:

Please amend the drawings by replacing the original filed drawing sheets with the attached clear version of corrected drawing sheets, in which "prior art" marks are appropriately marked in FIGS. 1-4, as they should be.

FAX 949 6600809

2012/026

APR 0 4 2007

Application No.: 10/640,349

Docket No.: JCLA11051

REMARKS

This is a full and timely response to the outstanding nonfinal Office Action mailed Dec.

13, 2005. Applicant submits that typing informalities have been corrected as instructed by the

Examiner; claims 1, 5, 8, 12 and 16 are amended hereby; and new claims 17-18 are added hereby.

The subject matters of the newly added claims 17-18 and the changes of claims 1, 5, 8, 12 and 16

are fully supported by the specification (Paragraphs 0009, 0010, and 0035). Reconsideration and

allowance of the application and presently pending claims 1-20 are respectfully requested.

Claim Objection

The drawings of FIGS. 1-4 are amended and submitted hereby in a clear version.

Appropriate corrections to the disclosure have been made upon the instruction of the

Examiner.

Claim Rejections - 35 U.S.C. § 112

Claims 1-16 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for

failing to particularly point out and distinctly claim the subject matter which applicant regards as

the invention.

In response to the rejection to claims 1-16, under 35 U.S.C. 112, second paragraph,

Applicants have amended claims 1, 5, 8, 12 and 16 in that the subject matter which applicant

regards as the invention are definitely indicated; Applicants have also amended claim 16, in

which indefinite words "around the time" are amended as "when" which is clear and distinct. As

Page 8 of 14

Docket No.: JCLA11051

such, Applicants submit that the pending objected claims 1-16, as amended, are now in their allowable forms under 35 U.S.C. 112.

Claim Rejections - 35 U.S.C. § 102

The Office Action rejected claims 1-16 under 35 U.S.C. 102(b) as being anticipated by Shelton et al. US 6,046,709.

In response to the rejection to claims 1-16 under 35 U.S.C. 102(b) as being anticipated by Shelton et al. US 6,046,709, Applicants amended claims 1, 5, 8 and 12 hereby otherwise traverse this rejection. As such, Applicant submits that claims 1-16 are now in condition for allowance.

With respect to claim 1, as currently amended, recites in part:

A graphics display method for continuously displaying graphics data on multiple display devices of a computer that contains a system memory directly accessed by a CPU, the method comprising:

...using a common clock source to synchronize blank periods of the display devices;

receiving a power saving signal from the CPU, said power saving signal indicates a request for executing a power saving process by the <u>CPU during an non-responding period</u>...

Similarly, claim 5, as currently amended, recites in part:

Docket No.: JCLA11051

A graphics display method for continuously displaying graphics data on multiple display devices of a computer that contains a system memory directly accessed by a CPU, the method comprising:

...using a common clock source to synchronize blank periods of the display devices;

receiving a power saving signal from the CPU, said power saving signal indicates a request for executing a power saving process by the <u>CPU during an non-responding period</u>...

Likewise, claim 8, as currently amended, recites in parts:

A graphics display method for continuously displaying graphics data on multiple display devices of a computer system that contains a system memory directly accessed by a CPU, the method comprising:

receiving a power saving signal from the CPU, said power saving signal indicates a request for executing a power saving process by the <u>CPU during an non-responding period</u>...

Likewise, claim 12, as currently amended, recites in parts:

A graphics display method for continuously displaying graphics data on multiple display devices of a computer system that contains a system memory directly accessed by a CPU, the method comprising:

Page 10 of 14

Docket No.: JCLA11051

receiving a power saving signal from the CPU, said power saving signal indicates a request for executing a power saving process by the <u>CPU</u> during an non-responding period...

Applicants submit that such graphics display methods as set forth in claims 1, 5, 8 and 12 are neither taught, disclosed, nor suggested by Shelton et al. '709 or any of the other cited references, taken alone or in combination.

First of all, Shelton et al. '709 fails to disclose, teach or suggest "a system memory directly accessed by a CPU" as set forth in claims 1, 5, 8 and 12 (Emphasis added). It is asserted that the "frame buffer", in Shelton, anticipated the "system memory directly accessed by a CPU." However, the system memory is the memory for entire computer system, which is connected to the CPU directly; while the Shelton disclosed the frame buffer, that is connected to the graphics chip, for storing the video data.

Secondly, Shelton et al. '709 does not disclose, teach or suggest "a power saving process by the CPU during an non-responding period" (Emphasis added). The Examiner alleges that "Frame locking" of Shelton et al. '709 reads on the power saving process of the present invention as set forth in claims 1, 5, 8 and 12. During the power saving process, the CPU frequency and a power level are adjusted during the non-responding period for power saving, the invention can continuously display image/graphics data on a multiple display devices computer system when the CPU is executing the power saving process, as explained in the Para. [0034] of the specification of the invention:

Docket No.: JCLA11051

Regardless a computer system's hardware layout, the present invention provides an image/graphics data display mechanism for continuously displaying image/graphics data on a multiple display devices computer system that contains a system memory directly accessed by the computer's CPU during the CPU non-responding period while executing the power saving process, wherein no constraint on a resolution of each display device or on the number of display devices hooked up to the computer system.

However, Shelton et al. '709 teaches "[F]rame locking', as used herein, generally is the synchronization of the buffer swaps across multiple graphics boards of corresponding frames". Therefore, such a "frame locking" is nothing to do with power saving executed by the CPU as required for the present invention, as set forth in claims 1, 5, 8 and 12, as currently amended and is distinct from the present invention as set forth in claims 1, 5, 8 and 12.

Further, Shelton '709 fails to teach, disclose or suggest a step of "using a common clock source to synchronize blank periods of the display devices" that is required for the present invention as set forth in claims 1 and 5 (Emphasis added). Shelton '709 teaches "the master graphics board preferably also has a reference clock generator 420 that is used to drive all reference clock lines for all synchronization cards and graphics boards within the system" and "[T]his clock signal forms the basis for synchronizing video timing and buffer swaps" (Column 15, lines 17-24). However, Shelton herein does not specifically teach the reference clock generator 420 is used to synchronize any blank periods of the displays.

Docket No.: JCLA11051

Accordingly, claims 1, 5, 8 and 12 are submitted to be novel, unobvious over Shelton et al. '709, or any of the other cited references, taken alone or in combination, thus should be allowable. MPEP §2131

If independent claims 1, 5, 8 and 12 are allowable over the prior art of record, then its dependent claims 2-4, 6-7, 9-11, 13-16 are allowable as a matter of law, because these dependent claims contain all features of their respective independent claim 1. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988).

New Claims

Claims 17-18 have been newly added to further define and/or clarify the scope of the invention.

New claims 17-18 are allowable over the prior art of record. Specifically, the prior arts of record at least do not disclose, teach, or suggest the features that "receiving a power saving signal from the CPU, said power saving signal indicates a request for executing a power saving process by self-adjusting CPU frequency and a power level during an non-responding period; and executing the power saving process within the least common multiple occurrence of the blank periods of the display devices" as claimed.

04/04/2007 WED 17:32 FAX 949 6600809 →→→ USPTO

RECEIVED @018/026
CENTRAL FAX CENTER

APR 0 4 2007

Application No.: 10/640,349

Docket No.: JCLA11051

CONCLUSION

For at least the foregoing reasons, it is believed that the pending claims 1-18 are in proper condition for allowance and an action to such effect is earnestly solicited. If the Examiner believes that a telephone conference would expedite the examination of the above-identified patent application, the Examiner is invited to call the undersigned.

Date: 4/4/2007

4 Venture, Suite 250

Irvine, CA 92618

Tel.: (949) 660-0761

Fax: (949)-660-0809


Respectfully submitted, J.C. PATENTS

J.C. I AILIVIO


Jiawei Huang


Registration No. 43,330

Annotated Marked-up drawing









Annotated Marked-up drawing

